Part Number Hot Search : 
2SK218 MMBD7 220CA T48ALV IR331 D1915 DA0760 MC148906
Product Description
Full Text Search
 

To Download MM1519XQ Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 MITSUMI
Component input video swich with I2C BUS MM1519XQ
Component input video swich with I2C BUS
Monolithic IC MM1519XQ
Outline
This IC is a color difference input video switch with I2C BUS control, developed for high resolution TV. With 3 output lines, it supports, among others, P-IN-P, monitor output and decoder output.
Features
1. Serial control by I2C BUS. 2. 4 color difference input lines, 3 output lines (3 input lines support D pin standards) 3. Built-in 6dB amp 4. Slave address can be changed: 94H or 96H 5. High band video SW supports D4 input (Y: 50MHz/PB, PR: 25MHz) 6 .out 2 and out 3 have power save function. 7. 1 output line that can be controlled optionally by I2C BUS built-in.
Package
QFP-64B
Applications
1. HDTV 2. SDTV 3. Other video equipment
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Block Diagram
VCC (9V) Tun-Y 75 75 75 75 1 1 1 1
6dB
V1-Y V2-Y V3-Y
6dB
Y OUT1 10 10k
6dB
Y OUT2 10 10k Y OUT3 10 10k
Tun-PB 75 75 75 75 1 1 1 1
6dB
V1-PB V2-PB V3-PB
6dB
PB OUT1 10 10k
6dB
PB OUT2 10 10k PB OUT3 10 10k
Tun-PR 75 75 75 75 1 1 1 1
6dB
V1-PR V2-PR V3-PR
6dB
PR OUT1 10 10k
6dB
PR OUT2 10 10k PR OUT3 10 10k
DVCC (5V) Line3 distinction (Aspect infomation) V1-L1 V2-L1 V3-L1 Line1 distinction (Scanning line infomation)
V1-L3 V2-L3 V3-L3
V2-L2 V3-L2
SW line distinction
V1-L2
Line2 distinction (Interless infomation) Detection information
V1-SW V2-SW V3-SW Monitor SW L1 OUT
ADDRESS SDA SCL DGND GND l 2 C Logic
(19)
L2 OUT L3 OUT
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Pin Assignment
OUT1 Pb OUT1 Pr OUT1 YOUT1 YOUT2 GND GND AVCC OUT2 Pb OUT2 Pr OUT2 YOUT3 GND GND OUT3 Pb OUT3 Pr OUT3 GND GND GND 32 MonSW 31 L1OUT 30 L2OUT 29 L3OUT 28 DVCC 27 SCL 26 SDA 25 ADDRESS 24 DGND 23 L3 22 L2 21 L1 20 SW 1 L1 2 L2 3 L3 4 VCC 5 Y 6 GND 7 Pb 8 GND 9 Pr 10 11 12 13 14 15 16 17 18 19 GND GND SW VCC L1 L2 L3 Pb Pr Y DOUT
VCC
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 VCC 52 Y 53 Tuner GND 54 Pb 55 GND 56 Pr 57 VCC 58 Y 59 GND 60 Pb 61 GND 62 Video1 Pr 63 SW 64
Video2
VCC
Video3
(TOP VIEW)
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Pin Description
Pin No. 1 2 3 11 12 13 21 22 23 4 14 39 45 51 52 58 5 15 53 59 Pin name Video1-L1 Video1-L2 Video1-L3 Video2-L1 Video2-L2 Video2-L3 Video3-L1 Video3-L2 Video3-L3 VCC AVCC Function Line input of D-terminal
DVCC(5V)
Internal equivalent circuit diagram
Analog VCC
Video2-Y Video3-Y Tuner-Y Video1-Y
Y input
VCC(9V)
150k
6 8 16 18 24 33 35 37 41 43 47 49 54 56 60 62
GND DGND
GND
6.1V
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Pin No. 7 9 17 19 55 57 61 63
Pin name Video2-Pb Video2-Pr Video3-Pb Video3-Pr Tuner-Pb Tuner-Pr Video1-Pb Video1-Pr
Function Pb,Pr input
Internal equivalent circuit diagram
VCC (9V)
150k
10 20 32 64
Video2-SW Video3-SW MonSW Video1-SW
SW-Line of D terminal
DVCC(5V)
5.8V 10k
25
ADDRESS
Slave Address select pin
DVCC (5V)
70k 30k
26
SDA
Data input of I2C BUS
DVCC(5V)
ACK
27
SCL
CLK input of I2C BUS
DVCC(5V)
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Pin No. 28 29 30 31
Pin name DVCC L3OUT L2OUT L1OUT
Function Digital VCC Line output for Monitor
Internal equivalent circuit diagram
DVCC(5V)
10k 10k
34 36 38 40 42 44 46 48 50
Pr OUT3 Pb OUT3 Y OUT3 Pr OUT2 Pb OUT2 Y OUT2 Pr OUT1 Pb OUT1 Y OUT1
Video output
AVCC(9V)
50
ON/OFF
Absolute Maximum Ratings
Item Storage temparature Operating temparature Supply voltage Power dissipation
(Ta=25C) Symbol TSTG TOPR VCC max. Pd Ratings -40~+125 -20~+75 13 1300 Units C C V mW
Recommended Operating Conditions
Item Operating temparature Operating voltage Operating voltage Symbol TOPR VOP1 VOP2 Ratings -20~+75 +8.0~+10.0 +4.5~+5.5 Units C V V
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Electrical Characteristics
(Except where noted therwise, Ta=25C, VCC=AVCC=9V, DVCC=5V) Measurement conditions No signal Out2 is turn-off, Out1&3 are active Out3 is turn-off, Out1&2 are active Out2&3 are turn-off, Out1 is active No signal 53, 59, 5, 15 pin 55, 57, 61, 63, 7, 9, 17, 19 pin 50, 44, 38 pin 48, 46, 42, 40, 36, 34 pin 1, 2, 3, 11, 12, 13, 21, 22, 23 pin 1, 2, 3, 11, 12, 13, 21, 22, 23 pin 64, 10, 20, 32 pin 64, 10, 20, 32 pin 4.8 4.5 4.0 3.9 0.6 2.4 3.5 1.4 3.4 1.5 100 100 100 SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 50MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 50MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 50MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 25MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 25MHz/100kHz SIN wave: 100kHz THD=1.0% 5.5 -3 2.5 5.5 -3 2.5 5.5 -3 2.5 5.5 -3 2.5 5.5 -3 2.5 2.0 150 150 150 6.0 3.0 6.0 3.0 6.0 3.0 6.0 3.0 6.0 3.0 6.5 6.5 6.5 6.5 0.4 2.4 Min. Typ. Max. Units 67 55 55 43 8 5.2 4.9 4.4 4.3 1.0 2.9 87 72 72 60 10 5.6 5.3 4.8 4.7 1.4 3.4 1.8 mA mA mA mA mA V V V V V V V V V V V V k k k dB dB VP-P dB dB VP-P dB dB VP-P dB dB VP-P dB dB VP-P
Item Symbol [VCC & AVCC] (Analog VCC [9V] ) Current consumption ICC0 Current of power-save 1 ICC1 Current of power-save 2 ICC2 Current of power-save 3 ICC3 [DVCC] (Digital VCC [5V] ) Current consumption ICC4 [Terminal voltage] Y input terminal VYIN Pb,Pr input terminal VPIN Y output terminal VYOUT Pb, Pr output terminal VPOUT [D connecter conditions] Line1~3 detect level L VdetL Line1~3 detect level H VdetH Switch detect level L VdetL Switch detect level H VdetH Line output level L VLL Line output level M VLM Line output level H VLH [Address terminal] Address threshold level VthADR [Input terminal impedance] Y input RYIN Pb input RPBIN Pr input RPBIN [YOUT1] Voltage gain GY1 Frequency characteristic fY1 Input dynamic range DY1 [YOUT2] Voltage gain GY2 Frequency characteristic fY1 Input dynamic range DY2 [YOUT3] Voltage gain GY3 Frequency characteristic fY1 Input dynamic range DY3 [Pb OUT1] Voltage gain GPB1 Frequency characteristic fY1 Input dynamic range DPB1 [Pb OUT2] Voltage gain GPB2 Frequency characteristic fY1 Input dynamic range DPB2
2.5 200 200 200 6.5
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Item [Pb OUT3] Voltage gain Frequency characteristic Input dynamic range [Pr OUT1] Voltage gain Frequency characteristic Input dynamic range [Pr OUT2] Voltage gain Frequency characteristic Input dynamic range [Pr OUT3] Voltage gain Frequency characteristic Input dynamic range [Crosstalk] YOUT1 YOUT2 YOUT3 Pb OUT1 Pb OUT2 Pb OUT3 Pr OUT1 Pr OUT2 Pr OUT3 2 [I C condition] Input voltage L Input voltage H SDA low level output voltage High level input current Low level input current Clock frequency Data transfer wait time SCL start hold time SCL low level hold time SCL high level hold time Start condition setup time SDA data hold time SDA data setup time SDA, SCL rise time SDA, SCL fall time Stop condition setup time Note.1 I2C condition
SDA
Symbol GPB3 fY1 DPB3 GPR1 fY1 DPR1 GPR2 fY1 DPR2 GPR3 fY1 DPR3 CTY1L CTY2L CTY3L CTPB1 CTPB2 CTPB3 CTPR1 CTPR2 CTPR3 VIL VIH VOL IIH IIL fSCL tBUF tHD; STA tLOW tHIGH tSU; STA tHD; DAT tSU; DAT tR tF tSU; STO
Measurement conditions SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 25MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 25MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 25MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: 1VP-P, 100kHz SIN wave: 1VP-P 25MHz/100kHz SIN wave: 100kHz THD=1.0% SIN wave: SIN wave: SIN wave: SIN wave: SIN wave: SIN wave: SIN wave: SIN wave: SIN wave: 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz 1VP-P, 5MHz
Min. Typ. Max. Units 5.5 -3 2.5 5.5 -3 2.5 5.5 -3 2.5 5.5 -3 2.5 6.0 3.0 6.0 3.0 6.0 3.0 6.0 3.0 -65 -65 -65 -65 -65 -65 -65 -65 -65 0 3.0 0 -10 -10 4.7 4.0 4.7 4.0 4.7 200 250 -55 -55 -55 -55 -55 -55 -55 -55 -55 1.5 5.0 0.4 10 10 100 6.5 6.5 6.5 6.5 dB dB VP-P dB dB VP-P dB dB VP-P dB dB VP-P dB dB dB dB dB dB dB dB dB
SDA sink 3mA SDA, SCL=4.5V SDA, SCL=0.4V
4.0
V V V A A kHz s s s s s ns ns 1000 ns 300 ns s
tBUF SCL
tR
tF
tHD:STA tLOW
P S
tHD:DAT
tHIGH tSU:DAT
tSU:STA
Sr
tSU:STO
P
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Measuring Circuit
Vcc(9V) Vcc(5V)
GND Video1-Pr 75 1 1 Video1-Pb 75 1 Video1-Y 75 1 Tuner-Pr 75 1 Tuner-Pb 75 1 Tuner-Y 75 S1 Video1-SW Video1-L1 Video1-L2 Video1-L3 75 Video2-Y 1 6 75 Video2-Pb 1 8 75 Video2-Pr 1 Video2-SW Video2-L1 Video2-L2 Video2-L3 75 Video3-Y 1 75 Video3-Pb 1 75 Video3-Pr 1 S2 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 S3 S5 Video3-SW Video3-L1 Video3-L2 Video3-L3 SDA SCL L3 OUT L2 OUT L1 OUT Mon SW 7 5 1 2 3 4 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
100
0.1 100
0.1
10 10k 10 10k 10 10k 10 10k 10 10k 10 10k 10 10k 10 10k 10 10k
Y OUT1
Pb OUT1
Pr OUT1
Y OUT2
Pb OUT2
Pr OUT2
Y OUT3
Pb OUT3
Pr OUT3
S4
MITSUMI
Component input video swich with I2C BUS MM1519XQ
I2C BUS
SDA S:Start Condition P:Stop Condition A:Acknowledge
SCL S 12345678A123 8A P
I2C BUS is inter bus system controled by 2 lines (SDA,SCL). Data are transmitted and received in the units of byte and Acknowledge. It is transmitted by MSB first from the Start conditions. [Control registers] Control registers are data sent from the master for determining the switch conditions. The data format is set as shown in the following figure. Slave address 1 0 0 1 0 R/W 1 0/1 0 DATA1 b07 b06 b05 b04 b03 b02 b01 b00 DATA2 b27 b26 b25 b24 b23 b22 b21 b20 Data byte
S
A
A
A
P
Address byte
Out of the Address byte, first 7bit are assigned to the slave address,while the residual 1bit is assigned to the R/W bit. Set the R/W bit to 0 when data are used control registers. As MM1519 slave address, either 94H or 96H can be selected according to the ADR terminal conditions. When ADR terminal is L,94H is selected. The following figure indicates the control contents of control registers and switches. Each bit of control registers is reset to 0,when power-on. No. DATA1 [00H] b07 Power save 2 b17 1080 b06 Power save 3 b16 Line1 output 720 480 b05 DATA condition b04 b03 b02 b01 b00
Out1 select b15 b14 60p
Out2 select b13 60i b12 16 : 9
Out3 select b11 Line3 output Letter Box 4:3 b10
DATA2 [00H]
Line2 output
MM1519 consists of one address byte and two control data bytes (3bytes in total). All data over the limited length (4th and subsequent bytes) are fully neglected. For details of the control contents of switches, refer to the another table.
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Switch Control Table
Out1 select
b05 0 0 1 1 b04 0 1 0 1 YOUT1 Tuner-Y Video1-Y Video2-Y Video3-Y Pb OUT1 Tuner-Pb Video1-Pb Video2-Pb Video3-Pb Pr OUT1 Tuner-Pr Video1-Pr Video2-Pr Video3-Pr
Line1 output
b17 0 0 0 0 1 1 b02 0 1 0 1 YOUT2 Tuner-Y Video1-Y Video2-Y Video3-Y OFF Pb OUT2 Tuner-Pb Video1-Pb Video2-Pb Video3-Pb OFF Pr OUT2 Tuner-Pr Video1-Pr Video2-Pr Video3-Pr OFF 1 1 b16 0 0 1 1 0 0 1 1 b15 0 1 0 1 0 1 0 1 L1OUT 0V 0V 2.2V 0V 5V 0V 0V 0V
Out2 select
b07 b03 0 0 0 1 1 1
Line2 output
b14 0 0 1 b13 0 1 0 1 L2OUT 0V 0V 5V 0V
Out3 select
b06 b01 0 0 0 1 1 1 b00 0 1 0 1 YOUT3 Tuner-Y Video1-Y Video2-Y Video3-Y OFF Pb OUT3 Tuner-Pb Video1-Pb Video2-Pb Video3-Pb OFF Pr OUT3 Tuner-Pr Video1-Pr Video2-Pr Video3-Pr OFF
1
Line3 output
b12 0 0 0 0 1 1 1 1 b11 0 0 1 1 0 0 1 1 b10 0 1 0 1 0 1 0 1 L1OUT 0V 0V 2.2V 0V 5V 0V 0V 0V
[Status registers] Status registers are data to inform the master of the device status. The data format is set as shown in the following figure. S Slave address 1 0 0 1 0 R/W 1 0/1 1 A
Address byte DATA4 b27 b26 b25 b24 b23 b22 b21 b20 A DATA5 b37 b36 b35 b34 b33 b32 b31 b30 A
DATA5 b47 b46 b45 b44 b43 b42 b41 b40
A
DATA6 b57 b56 b55 b54 b53 b52 b51 b50
A
P
Status byte Out of the Address byte, first 7bit are assigned to the slave address, while the residual 1bit is assigned to the R/W bit. Set the R/W bit to 1 when data are used status registers. As MM1519 slave address, either 95H or 97H can be selected according to the ADR terminal conditions. When ADR terminal is L,95H is selected. Set the confirmation acknowledgement after the end of status register to non-ACK. The following figure shows the correspondence of the output data of status registers.
MITSUMI
Component input video swich with I2C BUS MM1519XQ
No. b27 DATA3 1080 b37 DATA4 1080 b47 DATA5 1080 b57 DATA6 b26 Line1 (Out1) 720 b36 Line1 (Out2) 720 b46 Line1 (Out3) 720 b56 480 b55 480 b45 480 b35 b25
DATA condition b24 60p b34 60p b44 60p b54 b23 60i b33 60i b43 60i b53 Video1 b22 16:9 b32 16:9 b42 16:9 b52 Video2 b21 Line3 (Out1) Letter Box b31 Line3 (Out2) Letter Box b41 Line3 (Out3) Letter Box b51 Video3 4:3 b50 Mon SW 4:3 b40 4:3 b30 b20 Line2 (Out1)
Line2 (Out2)
Line2 (Out3)
Switch line detect
L1 voltage DC < 0.8V = 1.4V < DC < 2.4V = = 3.5V < DC < 5.0V = =
Scanning line 1080 0 0 1 720 0 1 0 480 1 0 0
L2 voltage 60p DC < 2.4V = 3.5V < DC < 5.0V = = 0 1
I/P 60i 1 0
L3 voltage DC < 0.8V = 1.4V < DC < 2.4V = = 3.5V < DC < 5.0V = =
Aspect 16 : 9 0 0 1 Letter box 0 1 0 4:3 1 0 0
SW voltage DC < 1.8V (connected) = 3.2V < DC (unconnected) =
Switch line 0 1
MITSUMI
Component input video swich with I2C BUS MM1519XQ
Application Circuit
MAIN PBOUT1 PROUT1 YOUT1 YOUT2 SUB PBOUT2 PROUT2
DVcc Vcc 100 100 0.1 0.1 75 Mon OUT 20 21 22 23 24 25 26 27 28 29 30 31 32 SCL(0V~5V) SDA(0V~5V) ADR 0V=94h 5V=96h 75 75 75 Video3 D-input 470 470 470
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 64 63 62 61 60 59 58 57 56 55 54 53 52 1
Y 0.1 TUNER 75 PB 0.1 75 PR 0.1 75 0.1
0.1
0.1 Video1 D-input
2
3
4 0.1
5
6 0.1
7
8 0.1
9
10 11 12 13 14 15 16 17 18 19 0.1 0.1 0.1
75 75 75
GND
Video2 D-input 75 75 75


▲Up To Search▲   

 
Price & Availability of MM1519XQ

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X